In this paper the usefulness of the nth power law MOSFET model under Hot Carrier Injection (HCI) wearout has been experimentally demonstrated. In order to do that, three types of nFET transistors have been analyzed under different HCI conditions and the nth power law MOSFET model has been extracted for each sample. The results show that the model can reproduce the MOSFET behavior under HCI wearout mechanism. Therefore, the impact of HCI on circuits can be analyzed by using the nth power law MOSFET model.
Introduction
The nth power law MOSFET model, also namely Sakurai-Newton model, is a wellknown analytical model, which can reproduce the MOSFET behavior with only six parameters [1] . The model is expressed in the following equation:
where V GS and V DS are the gate-to-source and the drain-to-source voltages, respectively. V TH denotes the threshold voltage, V DSAT the drain saturation voltage and I DSAT the drain saturation current. Parameters K and m control the linear region characteristics whereas B and n determine the saturated region characteristics. λ is related to the finite drain conductance in the saturated region. The simplicity of the model allows an analytical processing. The model (or models derived from it) has been extensively used in order to evaluate the behavior of several CMOS circuits [1] , [2] , [3] and [4] due to its simplicity. It should be pointed out that the nth power law MOSFET parameters correspond to an analytical non-physical model and it is only valid for voltage gates above the voltage threshold.
Hot Carriers Injection (HCI) is the phenomenon in solid-state or semiconductor electronic devices where either an electron or a "hole" gains sufficient kinetic energy to overcome a potential barrier necessary to break an interface state [5] . HCI does not always lead to circuit failure [6] , but provokes undesired effects such as the reduction of the speed at which the transistor can operate. Therefore, to determine how sensitive are the electronic circuits to HCI, some accurate models are required. In this sense, MOSFET models, which take into account the effects of HCI, and that could be implemented in circuit simulators are required. Equivalent electrical circuits for FETs under HCI have been already presented, which can be included in SPICE simulators. In this approach, additional components are needed [7] . An alternative approach is the description of the HCI MOSFET using models like, for example, BSIM, whose parameters are extracted after the HCI stress. This approach would be the most accurate, but a large number of parameters and a complex extraction process are required. In this work, and alternative approach has been followed, and the usefulness of nth power law MOSFET model under HCI effect has been demonstrated experimentally. Moreover, the impact of HCI wearout on each Sakurai-Newton model parameters has been experimentally obtained.
Experimental
To analyze the impact of the HCI in the nMOS, a Keithley 2602A Source-meter, a digital multimeter and an acquisition board have been used, all of them controlled with a laptop (Fig. 1) . First of all, it is necessary to obtain the stress conditions. The V DS stress voltage (V STRESS ) should be equal to the drain-to-source voltage breakdown minus 0.5 V. The V GS stress voltage is obtained by measuring the substrate current (I SUB ) whereas the V GS is swept with the V DS set to V STRESS . The V GS stress voltage is defined as the gate voltage corresponding to the maximum I SUB value on the I SUB -V GS curve. Table 1 summarizes the different stress voltages applied to the different type of nMOS transistors. Fig. 3 show the ID-VDS and the ID-VGS curve characteristic, respectively, for several stress time. As it is observed, the drain saturation current is reduced due to the effect of the HCI. Fig. 4 and Fig. 5 plot the fitting of the measurements and the Sakurai-Newton MOSFET model for the fresh component and after 700 s of stress. A good correlation between the mathematical model and the measurements has been obtained. Therefore, the impact of HCI wearout on each nth power law MOSFET model has been evaluated and it is shown below. 6 depicts the increase of the finite drain conductance (λ), which produces a change in the slope of the drain current (in the saturated region), as can be observed in Fig. 2 . Fig. 7 plots the threshold voltage shift, which is more significant on the high voltage short transistor, rather than on the high voltage long and low voltage long. The VTH enhancement provokes a drain current decrease, as can be observed on Fig. 3 . The n parameters shift is plotted in Fig. 8 , which corresponds to a value less than 10% for the three types of nMOS transistors. On the other hand, B parameter shift is plotted in Fig.  9 , which decreases as long as the stress time increases. This parameter is related with the transconductance of the device. Fig. 10 and Fig. 11 show the K and m parameters shift, related with control of the linear region. Both parameters are modified due to the change of the linear ID-VDS curve characteristic, as seen in Fig. 4 and Fig. 5 . hal-00669511, version 1 -13 Feb 2012 Fig. 11 . Variation of the K parameter versus the stress time.
Results

Fig. 2 and
Conclusions
In this paper, the usefulness of the Sakurai-Newton MOSFET model under HCI wearout has been experimentally demonstrated for different nFET transistors and different stress conditions. The impact of HCI on each parameter has been also analyzed. The results show that the models can be useful in order to fit the MOSFET behavior under HCI stress and it can be included in a circuit simulator to predict the impact of HCI on digital circuit behavior, where the sub-threshold behaviors are not so important.
